HOME ABOUT US AWARDS EVENTS HISTORY EXECUTIVE COMMITTEE CONTACT US
COURSES
NEWSLETTER
 

SUSIEC-2019

>BROCHURE<

APPLICATION FORM

MODE OF PAYMENT

---------------
Embedded Systems & Design
---------------
Workshop on Advanced FPGA Design
---------------
MATLAB/SIMULINK
---------------
Course on
Java & Android Applications
---------------
Application Form


---------------

Lean Six Sigma
Green Belt Training
& Certification

- Brochure -

 
 

 

AGM Notice 2019

Annual Report
2018-19

Accounts 2018-19

---------------
 
 

Weekend Course on Advanced FPGA Design with Lab Session

Topic:

1) Introduction to FPGA Design and FPGA design Flow
     a. PAL,CPLD and FPGA basics
     b. FPGA Design Flow

2) FPGA Architecture
     a. Internal Architecture of FPGA and CPLD
     b. Logic implementation

3) HDL Basic
     a. Introduction to VHDL/VERILOG
     b. Design methodology using VHDL/VERILOG

4) FPGA Simulation and Synthesis Tool Flow
     a. Modelsim/Aldec simulation
     b. Design Synthesis using Synplify PRO

5) FPGA Implementation Design Flow
     a. Design constraining and pin locking
     b. Static Timing Analysis

6) Timing Simulation and Programming
     a. Timing Simulation using Modelsim/Aldec
     b. Programming using JTAG

7) System Level testing and debugging
     a. Debugging techniques
     b. Identification of the issues/resolving

8) Misc Topics
     a. FPGA Device selection
     b. Other Q&A

Note: 1) Labs will be conducted for the above sessions with the Hardware

 

 

© IETE Bangalore Centre 2010. All rights reserved